

Aquarium: Cassiopea and Alewife Languages

(Prerelease Version of 20191119)

David A. Holland
Harvard University
dholland@eecs.harvard.edu

Jingmei Hu
Harvard University
jingmei_hu@g.harvard.edu

Ming Kawaguchi
Harvard University
ming@seas.harvard.edu

Eric Lu
Harvard University
ericlu01@g.harvard.edu

Stephen Chong
Harvard University
chong@seas.harvard.edu

Margo I. Seltzer
University of British Columbia
seltzer@cs.ubc.ca

Abstract

This technical report describes two of the domain specific languages used in the Aquarium kernel code synthesis project. It presents the language cores in terms of abstract syntax. Cassiopea is a machine description language for describing the semantics of processor instruction sets. Alewife is a specification language that can be used to write machine-independent specifications for assembly-level instruction blocks. An Alewife specification can be used to verify and synthesize code for any machine described in Cassiopea, given a machine-specific translation for abstractions used in the specification. This article does not include an introduction to either the Aquarium system or the use of the languages. In addition to this version of the article being a draft, the Aquarium project and the languages are work in progress. This article cannot currently be considered either final or complete.

1 Introduction

The Aquarium project's goal is to synthesize the machine-dependent parts of an operating system. This has the potential to greatly reduce the amount of work needed to port an operating system to a new machine architecture. It also potentially reduces the depth of knowledge needed to do that work – currently an OS port requires deep expert knowledge of both the OS and the new machine architecture – and with luck the overall amount of time involved as well.

This document does not discuss either code synthesis or OS porting in any detail. It is intended as a supplement to other project publications, which should in general be read first. While this document includes discussions of and rationales for language features (as well as absence of language features) these discussions assume familiarity with the surrounding context.

The two languages described in this document are Cassiopea, which is a register-transfer-list-style machine description language used for writing down the semantics of processor instruction sets, and Alewife, which is a specification or modeling language used for writing down machine-independent specifications for assembly language code blocks to be synthesized.

Cassiopea also includes material for writing machine-dependent specifications (this is the target for the Alewife translator), a concept of mapping modules used by the Alewife translator, and a simple representation of basic blocks in assembly language. These are described in this document.

This document does not, however, describe any of the other languages or file formats used in the Aquarium project or any of the Aquarium tools.

The document is structured with six parts:

- The Cassiopea language and abstract syntax (Sec. 3)
- Cassiopea types (Section 4)
- Cassiopea semantics (Section 5)
- The Alewife language and abstract syntax (Section 6)
- Alewife types and semantics (Section 7)
- Alewife translation to Cassiopea (Section 8)

2 Notation

In the abstract syntax, type judgments, and semantics judgments we use italics for metavariables (e.g. v) and also for words corresponding to types in the abstract syntax (e.g. *declaration*). We use typewriter font for words that correspond to language keywords. The notation $\overline{\alpha_i}$ means “a sequence one or more α , each to be referred to elsewhere as α_i ”. If there are no references outside the overbar, the i subscript may be left off. Epsilon (ϵ) appearing in syntax represents an empty production. The notation “...” represents a string literal with arbitrary contents.

Bitvectors (aka machine integers) may be any width greater than zero. Bitvector *constants* are represented as $0bC$, which can be thought of as an explicit sequence of zeros and ones. The number of bits in a bitvector constant (that is, the number of digits) gives its type. Thus, $0b00$ and $0b0000$ are different. In the concrete syntax, bitvector constants whose size is a multiple of 4 can also be written in the form $0xC$. These are desugared in the parser and not shown further in this document.

The Cassiopea and Alewife syntax should be considered disjoint. (Some elements are the same in each, but these are specified separately regardless.) They use the same metavariables as well, which should not be mixed; any language

(Cassiopea Types)	
$\tau ::=$	$\tau_{base} \mid \tau_{mem} \mid \tau_{func}$
$\tau_{base} ::=$	$() \mid \text{int} \mid \text{bool} \mid \text{string} \mid x_\tau \mid C \text{ bit}$
	$\mid \tau_{reg} \mid \tau_{regs} \mid \tau_{label}$
$\tau_{reg} ::=$	$C \text{ reg}$
$\tau_{regs} ::=$	$C \text{ reg set}$
$\tau_{label} ::=$	$C \text{ label}$
$\tau_{mem} ::=$	$C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}$
$\tau_{func} ::=$	$\overline{\tau_{base_i}} \rightarrow \tau_{base}$

construct in a judgment should be all Cassiopea or all Alewife. In a few places mixing is needed, in which case the translation defined in Section 8 is applied to allow inserting Alewife fragments into Cassiopea terms. The Alewife rules in Section 7 do use the same *environments* as the Cassiopea rules. These should be construed as holding only Cassiopea elements. Further details can be found in Section 7.

We have attempted as much as possible to use standard notation in as many places as possible.

3 Cassiopea Overview

This section covers the abstract syntax for Cassiopea.

As mentioned above, Cassiopea is a register-transfer-list style language: it models instructions as non-Turing-complete procedures that update a machine state. (This gives it an executable semantics, which is covered in Section 5.)

Because of our operating domain (which is similar to a compiler, but requires access to all the dusty corners of an architecture compilers can normally ignore) we model the machine from the assembly-language programmer’s perspective. In particular, we do not treat memory as a huge block of address space but handle it in small chunks passed in from somewhere else. We also need to model control registers as well as general-purpose registers, and machine state like whether interrupts are enabled.

Furthermore, we need to handle assembler labels: these are like pointers, but they are not themselves pointers; they have addresses, but those addresses are not resolved until after programs are compiled and linked and must be treated as abstract.

Notation. We use the following metavariables:

x, y, z	Program variables (binders)
r	Registers (abstract)
C	Integer constants (written in decimal)
$\#bC$	Bitvector constants (written in binary)
τ	Types
v	Values
e	Expressions
S	Statements
i, j	Rule-level integers

(Other constructions are referred to with longer names.)

A number of constructions are lists written out in long-hand (with a null case and a cons case) – these are written out in longhand so that typing and semantic judgments can be applied explicitly to each case, in order to, for example, thread environment updates through correctly.

Identifiers and variables. Identifiers are divided syntactically into eight categories.

x_{mem} are identifiers bound to memory regions, which are second-class; x_{label} are identifiers that are assembler labels.

x_{func} and x_{proc} are identifiers bound to functions and procedures, respectively, which are also second-class. x_{op} are identifiers bound to instructions (“operations”), which are akin to procedures but distinguished from them.

x_τ are identifiers for type aliases, which are bound to base types in declarations.

x_{module} are the names of “modules”, which are used to select among many possible groups of mapping elements.

Other identifiers x are used for other things, and should be assumed to *not* range over the above elements.

Note that all identifiers live in the same namespace and rebinding or shadowing them is not allowed.

All these identifiers can be thought of as variables, in the sense that they are names that stand for other things. All of them are immutable once defined, including the ordinary variables x that contain plain values.

Types. Types are divided syntactically into base types (integers, booleans, strings, bitvectors, etc.) and others (memory regions and functions). User functions may handle only base types. Furthermore, memory regions and functions are intended to be second-class for reasons discussed below, and are excluded in various places in the syntax and the typing rules. We use index typing to capture the bit width of values.

Registers. Registers are represented in the specification with the metavariable r , which stands for the underlying abstract identity of a register. Declaring a register, e.g. with $\text{letstate } x : C \text{ reg}$, allocates a fresh register r and binds the variable x to it. A subsequent declaration of the form $\text{let } y : C \text{ reg} = x$ creates another variable y that refers to the same underlying register. One might think of registers as numbered internally. (This is different from another possible world, where the initial declaration creates a register named x , and then the second declaration creates a variable that ranges over registers, and the identifiers x and y are different kinds of things. That is, however, not how Cassiopea works.)

(Cassiopea Values)

$\tilde{v} ::= v \mid \text{fail}$
 $v ::= \text{true} \mid \text{false} \mid C \mid \text{0b}C \mid \dots$
 $r \mid (x_{mem}, C)$

Registers, or at least some registers, have associated with them a text form, which is declared separately and is the form an assembler for the machine expects to see. This is used when our internal representation of a program is extracted to an assembly source file. It is referred to by attaching the suffix `.txt` to the/a register variable. Note that because on some machines some registers may not be directly addressable by the assembler (they might be subfields of some larger addressable unit, or nonaddressable internal state), not all registers necessarily have a text form. And because of the way registers are referenced, we cannot readily check statically whether a given reference with `.txt` is valid or not, or at least without introducing additional machinery, so if not the failure happens at extraction time.

The type of a register is C `reg`, which is a register that holds a C -bit bitvector. The bitvector value in question can be updated by assigning a new value; this is a statement ($e_1 := e_2$) and can only happen in places where statements are allowed. The construction `*e` reads a register.

The reader will note that the semantics rules for machines and declarations do not provide initial values for registers. Instead, executions are defined in terms of some initial register state (and also some memory state), which is required to have the right registers to match the machine definition. This allows reasoning about the execution of programs and program fragments in terms of many or all possible initial states. (These issues are discussed further below.)

Memory. A memory region has the type C_1 bit C_2 len C_3 ref. This refers to a memory region that has C_2 cells, each of which stores a bitvector of width C_1 . This memory region is addressed with pointers of width C_3 .

Note that we assume byte-addressed machines, and for the purposes of both this specification and our implementation, we assume bytes are 8 bits wide. (This restriction could be relaxed if we wanted to model various historic machines.) Thus a memory region of type `32 bit 4 len 32 ref` has 4 32-bit values in it, which can be addressed at byte offsets 0, 4, 8, and 12. These values can of course be changed, like values in registers.

Memory regions are named with identifiers. These names, and memory regions themselves, are not first class; variables are not allowed to range over them.

Also note that memory regions are a property of programs (and thus are declared in specifications) and not a property of the machine as a whole.

(Cassiopea Operators)

$unop ::= - \mid b- \mid \neg \mid \text{bnot}$
 $binop ::= = \mid \neq \mid + \mid - \mid * \mid / \mid < \mid <= \mid > \mid >=$
 $\vee \mid \wedge \mid \oplus$
 $>> \mid >>_s \mid << \mid \text{band} \mid \text{bor} \mid \text{bxor}$
 $b+ \mid b- \mid b* \mid b/$
 $b< \mid b<= \mid b> \mid b>=$
 $bs< \mid bs<= \mid bs> \mid bs>=$
 $\cup \mid \cap \mid \subseteq \mid \setminus$

(Cassiopea Expressions)

$e ::= \tilde{v} \mid x$
 $e.\text{txt}$
 $x_{func}(\bar{e})$
 $unop\ e$
 $e_1\ binop\ e_2$
 $e[C] \mid e[C_1, C_2]$
 $\text{let } x : \tau_{base} = e_1 \text{ in } e_2$
 $\text{if } e_1 \text{ then } e_2 \text{ else } e_3$
 $(x_{mem}, e) \mid x_{label}$
 $*e \mid \text{fetch}(e, C)$
 $\{x_1, \dots, x_k\}$
 $\|e\| \mid e_1 \in e_2$

Pointers. A pointer literal has the form (x_{mem}, C) , in which x_{mem} is the region name and C is the offset. Because memory regions are second-class, x_{mem} must be specifically one of the available declared memory regions.

Pointer literals exist in the abstract syntax, but are not allowed in the concrete syntax except in specifications. The only way to get a pointer value is to look up a label (discussed immediately below) or have it provided in a register as part of the initial machine state.

A pointer literal is treated as a bitvector of the same width, so one can appear in a register or in memory. However, we enforce a restriction (not captured in the semantics rules so far) that no value in the initial machine state, whether in a register or in memory, is a pointer unless required to be so by the precondition part of the specification. All other values are restricted to be plain bitvector values.

Addition and subtraction are allowed on pointers (this changes the offset) but other bitvector operations (e.g. multiply) are disallowed and fail. Similarly, attempting to fetch from or store to a plain bitvector that is not a pointer fails.

Note however that we do not statically distinguish pointers and plain bitvectors. (We could have used flow-sensitive

(Cassiopea Statements)

$S ::=$	$S; S$
	$x_{proc}(\bar{e})$
	$\text{let } x : \tau_{base} = e \text{ in } S$
	$\text{for } x \in (C_1 \dots C_2) \text{ do } S$
	$\text{if } e \text{ then } S_1 \text{ else } S_2$
	$e_1 := e_2$
	$\text{store}(e_1, C) \leftarrow e_2$
	$\text{assert}(e)$
	skip
	crash

typing to reason about when registers and memory cells contain pointers and when they do not; but this adds substantial complexity and for our problem domain does not buy much in return.) Instead, we step to failure at runtime. This can be seen in the semantics rules.

Fetching from a pointer takes the form $\text{fetch}(e, C)$. Storing to a pointer takes the form $\text{store}(e_1, C) \leftarrow e_2$. The extra constant C specifies the width of the cell pointed to. (This is not an offset.) Because we do not check pointers statically, we do not know the memory region being pointed to and cannot look up its cell size; thus we need the width explicitly for typing. It is checked at runtime.

Labels. As mentioned above, by “label” we mean an assembler label or linker symbol. These have addresses (or depending on how one looks at them, they are addresses) and those addresses are constants, but the constants are not known at assembly time, so we must model them abstractly.

When one declares a memory region, one may attach a label to it, which is an additional identifier. This identifier is created as a variable of type $C \text{ label}$. The value is a pointer to the first entry in the region, and a single type subsumption rule allows this value to be accessed and placed in an ordinary register or variable of suitable bitvector type.

The intended mechanism is that for each machine the preferred instruction on that machine for loading assembler symbols into a register can be defined to take an operand of type $C \text{ label}$, and then value can be just assigned to the destination register. The type restriction on the operand is sufficient to synthesize programs that use labels correctly.

Register sets. Register sets are second-class elements intended to exist only as literals and only as the result of lowering machine-independent specifications that cannot directly talk about specific registers.

Currently they do not exist in the implementation and so everything about them is a bit fuzzy.

Register sets are not allowed to be operands to instructions to avoid state explosions when synthesizing. This restriction

(Cassiopea Declarations)

$decls ::=$	$\epsilon \mid decl; decls$
$decl ::=$	$\text{type } x_\tau = \tau_{base}$
	$\text{let } x : \tau_{base} = e$
	$\text{let } x.\text{txt} = e$
	$\text{def } x_{func} \overline{x_i : \tau_{base_i}} \rightarrow \tau_{base} = e$
	$\text{proc } x_{proc} \overline{x_i : \tau_{base_i}} \rightarrow () = S$
	$\text{letstate } x : \tau_{reg}$
	$\text{letstate } x_{mem} : \tau_{mem}$
	$\text{letstate } x_{mem} : \tau_{mem} \text{ with } x_{label}$
$defops ::=$	$\epsilon \mid defop; defops$
$defop ::=$	$\text{defop } x_{op} \{ \text{txt} = e, \text{sem} = S \}$
	$\text{defop } x_{op} \overline{x_i : \tau_{base_i}} \{ \text{txt} = e, \text{sem} = S \}$

is currently not captured in the abstract syntax or typing rules.

Functions and procedures. Functions, defined with def , are pure functions whose bodies are expressions. They produce values. They can access registers and memory, and can fail, but cannot update anything. Procedures, defined with proc , are on the other hand impure and their bodies are statements. They do not produce values, but they may update the machine state.

They are otherwise similar, and are intended to be used to abstract out common chunks of functionality shared among multiple instructions in machine descriptions. Functions can also be used for state hiding in specifications.

Functions and procedures are second-class; they may be only called by their own name and may not be bound to variables or passed around. Furthermore, they are only allowed to handle base types: higher-order functions are explicitly not supported.

Operations. Operations (defined with defop) are essentially instructions, and we refer to these interchangeably. An operation takes zero or more operands and does some transform on the machine state defined by one or more statements.

Operands are currently defined as expressions, but are restricted as follows:

- They may be values, but not string values, and not fail .
- They may be variables of register type.
- They may be variables of label type.

This restriction affects what the synthesizer tries to generate; a broader set of expressions may be accepted for verification or concrete execution and simply evaluated in place.

	(Cassiopea Machines)
$machine ::=$	$decls; defops$
	(Cassiopea Mappings)
$modules ::=$	$\epsilon \mid module; modules$
$module ::=$	$module\ x_{module}\ \{decls; frame\}$
	(Cassiopea Specifications)
$frame ::=$	$\epsilon \mid \text{reg-modify} : \overline{x_{reg_i}}$
	$\mid \text{mem-modify} : (x_{mem_i}, e_i)$
$pre ::=$	e
$post ::=$	e
$spec ::=$	$decls; frame; pre; post$
	(Cassiopea Programs)
$inst ::=$	$x_{op} \mid x_{op}\ \bar{e}$
$insts ::=$	$\epsilon \mid inst; insts$
$program ::=$	$insts$

There is an important distinction between “operations” and “instructions”. Operations are the units in which Cassiopea thinks about machine operations, and the units in which Cassiopea generates programs and code fragments, but they do not necessarily need to be single instructions. The text output to the assembler is arbitrary and can be computed on the fly based on the operand value. On some platforms the assembler defines so-called “synthetic instructions” that are potentially multiple real instructions. This facility takes that a step further by allowing the writer of the machine description to define their own synthetics.

Other Constructs. $e[C]$ and $e[C_1, C_2]$ extract a single bit and a slice, respectively, from a bitvector. The offsets are constants; a shift can be used beforehand if variable offsets are needed. The width of the slice must be constant for static typing.

Machines, Mappings, Specs, and Programs.

A *machine* is a complete description of a machine architecture; it includes declarations (including types, constants, registers, functions and procedures) and also instructions. This is typically a standalone file, or possibly several via include.

A (single) mapping is a collection of declarations used to instantiate elements in Alewife translations. These are placed into a *module*, with multiple modules per file, so that the mappings associated with multiple related Alewife specifications can be kept together. The module name is selected by using the Alewife block name.

A *spec* is a precondition and postcondition, which are boolean expressions, along with optional permission to destroy additional registers. (The latter is a *frame*.) Cassiopea specs are produced by compiling Alewife specs. Note that a module can also include frame declarations; these are added to any provided in the Alewife spec. A code block is permitted to destroy any register that is either explicitly listed in the frame declarations or mentioned in the postcondition. (This restriction is currently not adequately captured in the semantics rules.)

A *program* is a sequence of instruction invocations. There are no labels bound in these because currently we only not support a single basic block at a time.

Built-in functions. Here is a partial list of the built-in functions in Cassiopea.

- `empty (int C → C reg set)` produces an empty register set of the requested bit size.
- `hex (int|C bit → string)` prints numbers in hexadecimal.
- `bin (int|C bit → string)` prints numbers in binary.
- `dec (int|C bit → string)` prints numbers in decimal.
- `lbl (C label → string)` prints labels (it returns the label identifier as a string).
- `format (string → string ... → string)` formats strings. The first argument is a format string; the remainder of the arguments are substituted into the format string where a dollar sign appears followed by the argument number (1-based). (A literal dollar sign can be inserted by using `$$`.) The number of additional arguments expected is deduced from the contents of the format string.
- `bv_to_len (C1 → C2 bit → C1 bit)` returns a new bitvector of size C_1 with the same value up to the ability of the new size to represent that value.
- `bv_to_uint (C1 bit → int)` converts a bitvector to unsigned int.
- `uint_to_bv_1 (int C1 → int C2 → C1 bit)` converts an unsigned int C_2 into a bitvector of size C_1 .
- `isptr (C bit → bool)` tests at runtime if a bitvector value is a pointer or not.

Note that some of these functions have their own typing rules, some of which are polymorphic in bitvector size. We have not complicated the typing rules presented by including all of these as special cases.

Concrete Syntax. As noted earlier we do not describe the concrete syntax here; however, it does not stray very far from the abstract syntax. The operator precedence and most of the operator spellings are taken from C (to avoid violating the principle of least surprise) but most of the rest of the concrete syntax is ML-style.

There are also a few things desugared in the parser and not shown in the abstract syntax. As already mentioned,

(Type Well-Formedness)

$$\frac{}{\Delta \vdash_{\text{wf}} ()}$$

$$\frac{}{\Delta \vdash_{\text{wf}} \text{int}}$$

$$\frac{}{\Delta \vdash_{\text{wf}} \text{bool}}$$

$$\frac{}{\Delta \vdash_{\text{wf}} \text{string}}$$

$$\frac{\Delta(x) = \tau \quad \Delta \vdash_{\text{wf}} \tau}{\Delta \vdash_{\text{wf}} x}$$

$$\frac{\forall i, \Delta \vdash_{\text{wf}} \tau_i \quad \Delta \vdash_{\text{wf}} \tau_r}{\Delta \vdash_{\text{wf}} \bar{\tau}_i \rightarrow \tau_r}$$

$$\frac{C > 0}{\Delta \vdash_{\text{wf}} C \text{ bit}}$$

$$\frac{C > 0}{\Delta \vdash_{\text{wf}} C \text{ reg}}$$

$$\frac{C > 0}{\Delta \vdash_{\text{wf}} C \text{ label}}$$

$$\frac{C > 0}{\Delta \vdash_{\text{wf}} C \text{ reg set}}$$

$$\frac{C_1 > 0, C_2 > 0, C_3 > 0}{\Delta \vdash_{\text{wf}} C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}}$$

bitvector constants whose size is a multiple of 4 can also be written in the form $0xC$.

Syntax of the form $e.\text{hex}$, $e.\text{bin}$, and $e.\text{dec}$ is converted to the built-in functions `hex`, `bin`, `dec` respectively. These print either integers or bitvectors as strings in hexadecimal, binary, or decimal respectively.

The syntax $x_{\text{label}}.\text{lbl}$ is similarly converted to the built-in function `lbl`. This produces the label (that is, the identifier naming the label) as a string.

Further the concrete syntax supports include files via a `include` directive, which is useful for sharing common elements.

4 Cassiopea Static Typing

This section describes the Cassiopea type system.

Environments. The type system uses two environments: Δ maps type alias names to the types they represent, and Γ maps variables to the types assigned to them. Recall from the syntax that only base types may have alias names, so alias names can be treated as base types.

Well-Formedness. Since types include alias names, we need to check that a proposed alias name is actually a type name. At the same time we insist that the widths of bitvectors be greater than zero. The judgment for this has the form $\Delta \vdash_{\text{wf}} \tau$.

There is an intended invariant that only well-formed types may be entered into the variable typing environment Γ , so that types taken out of it do not need to be checked for well-formedness again.

In a typing environment comprised of Δ mapping user-defined type names (type aliases) to types and Γ mapping program binders (variables) to types, we say that a type is well formed when all type names are well-formed and all indices are of type `int`.

Expressions. Expressions produce values that have types. Because types appear explicitly in some expressions (e.g. `let`), we need both environments, so the form of an expression typing judgment is $\Delta, \Gamma \vdash e : \tau$. This means that we conclude e has type τ .

Note that the `.txt` form is restricted to registers; it is specifically for extracting the assembly text form of a register.

We have not written out a separate rule for each unary and binary operator. The types of operators are as follows. (Note that the bitvector operators are polymorphic in bit size.)

<code>-</code>	$\text{int} \rightarrow \text{int}$
<code>b-</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit}$
<code>¬</code>	$\text{bool} \rightarrow \text{bool}$
<code>bnot</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit}$
<code>= #</code>	$\forall \tau_{\text{base}}, \tau_{\text{base}} \rightarrow \tau_{\text{base}} \rightarrow \text{bool}$
<code>+ - * /</code>	$\text{int} \rightarrow \text{int} \rightarrow \text{int}$
<code>< <= > >=</code>	$\text{int} \rightarrow \text{int} \rightarrow \text{bool}$
<code>∨ ∧ ⊕</code>	$\text{bool} \rightarrow \text{bool} \rightarrow \text{bool}$
<code>>> >>_s <<</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit} \rightarrow C \text{ bit}$
<code>band bor bxor</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit} \rightarrow C \text{ bit}$
<code>b+ b- b* b/</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit} \rightarrow C \text{ bit}$
<code>b< b<= b> b>=</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit} \rightarrow \text{bool}$
<code>bs< bs<= bs> bs>=</code>	$\forall C, C \text{ bit} \rightarrow C \text{ bit} \rightarrow \text{bool}$
<code>∪ ∩ \</code>	$\forall C, C \text{ reg set} \rightarrow C \text{ reg set} \rightarrow C \text{ reg set}$
<code>⊆</code>	$\forall C, C \text{ reg set} \rightarrow C \text{ reg set} \rightarrow \text{bool}$

Arguably the right hand argument of the shift operators should be allowed to be a different width.

There is one rule for pointer literals that covers both the expression and the value form.

There is no rule (either in the typing or in the semantics) that allows taking a subrange of a memory region as a new smaller region. We have not needed this for our use cases,

(Expression Typing)

$$\frac{}{\Delta, \Gamma \vdash C : \text{int}}$$

$$\frac{}{\Delta, \Gamma \vdash \text{true} : \text{bool}}$$

$$\frac{}{\Delta, \Gamma \vdash \text{false} : \text{bool}}$$

$$\frac{}{\Delta, \Gamma \vdash \text{"..."} : \text{string}}$$

$$\frac{C = \{0, 1\}^k}{\Delta, \Gamma \vdash \text{0b}C : k \text{ bit}}$$

$$\frac{\Delta \vdash_{\text{wf}} \tau}{\Delta, \Gamma \vdash \text{fail} : \tau}$$

$$\frac{\Gamma(x) = \tau \quad \Delta \vdash_{\text{wf}} \tau}{\Delta, \Gamma \vdash x : \tau}$$

$$\frac{\Delta, \Gamma \vdash e : \tau_{\text{reg}}}{\Delta, \Gamma \vdash e.\text{txt} : \text{string}}$$

$$\frac{\Delta, \Gamma \vdash x_{\text{func}} : (\overline{\tau_{\text{base}_i}} \rightarrow \tau_{\text{base}}) \quad \forall i, \Delta, \Gamma \vdash e_i : \tau_{\text{base}_i}}{\Delta, \Gamma \vdash x_{\text{func}}(\overline{e_i}) : \tau_{\text{base}}}$$

$$\frac{\Delta, \Gamma \vdash e : \tau_{\text{base}_1} \quad \models \text{unop} : \tau_{\text{base}_1} \rightarrow \tau_{\text{base}_2}}{\Delta, \Gamma \vdash \text{unop } e : \tau_{\text{base}_2}}$$

$$\frac{\Delta, \Gamma \vdash e_1 : \tau_{\text{base}_1} \quad \models \text{binop} : \tau_{\text{base}_1} \rightarrow \tau_{\text{base}_1} \rightarrow \tau_{\text{base}_2}}{\Delta, \Gamma \vdash e_1 \text{ binop } e_2 : \tau_{\text{base}_2}}$$

$$\frac{\Delta, \Gamma \vdash e : C_2 \text{ bit} \quad 0 \leq C_1 < C_2}{\Delta, \Gamma \vdash e[C_1] : 1 \text{ bit}}$$

$$\frac{\Delta, \Gamma \vdash e : C_3 \text{ bit} \quad 0 \leq C_1 < C_2 \leq C_3 \quad k = C_2 - C_1}{\Delta, \Gamma \vdash e[C_1, C_2] : k \text{ bit}}$$

$$\frac{\Delta, \Gamma \vdash e_1 : \tau_{\text{base}} \quad x \notin \Delta, \Gamma \quad \Delta, \Gamma[x \mapsto \tau_{\text{base}}] \vdash e_2 : \tau_2}{\Delta, \Gamma \vdash \text{let } x : \tau_{\text{base}} = e_1 \text{ in } e_2 : \tau_2}$$

$$\frac{\Delta, \Gamma \vdash b : \text{bool} \quad \Delta, \Gamma \vdash e_1 : \tau \quad \Delta, \Gamma \vdash e_2 : \tau}{\Delta, \Gamma \vdash \text{if } b \text{ then } e_1 \text{ else } e_2 : \tau}$$

(More Expression Typing)

$$\frac{\Delta, \Gamma \vdash e : \text{int} \quad \Delta, \Gamma \vdash x_{\text{mem}} : _ \text{bit_len } C \text{ ref}}{\Delta, \Gamma \vdash (x_{\text{mem}}, e) : C \text{ bit}}$$

$$\frac{\Delta, \Gamma \vdash e : _ \text{bit}}{\Delta, \Gamma \vdash \text{fetch}(e, C) : C \text{ bit}}$$

$$\frac{\Delta, \Gamma \vdash x_{\text{label}} : C \text{ label}}{\Delta, \Gamma \vdash x_{\text{label}} : C \text{ bit}}$$

$$\frac{\Delta, \Gamma \vdash e : C \text{ reg}}{\Delta, \Gamma \vdash *e : C \text{ bit}}$$

$$\frac{\forall i \in (1 \dots k), \Delta, \Gamma \vdash x_i : C \text{ reg}}{\Delta, \Gamma \vdash \{x_1, \dots, x_k\} : C \text{ reg set}}$$

$$\frac{\Delta, \Gamma \vdash e : C \text{ reg set}}{\Delta, \Gamma \vdash \|e\| : \text{int}}$$

$$\frac{\Delta, \Gamma \vdash e_1 : C \text{ reg} \quad \Delta, \Gamma \vdash e_2 : C \text{ reg set}}{\Delta, \Gamma \vdash e_1 \in e_2 : \text{bool}}$$

and keeping the set of possible regions fixed simplifies a number of things.

Statements. Statements do not produce values. We still need both environments, though, so the form of a typing judgment for a statement is $\Delta, \Gamma \vdash S$. This means that S is well typed.

Declarations. Declarations update the environment. The form of a typing judgment for a declaration is $\Delta, \Gamma \vdash \text{decl} \triangleright \Delta', \Gamma'$, and a judgment for a list of declarations has the same form. This means that the declaration (or list) is well typed and produces the new environment on the right. One can think of the $\vdash \triangleright$ as the tail and head of an arrow with the element transforming the environments labeling the body.

We impose an additional syntactic restriction on declarations found in a machine description (as opposed to the additional declarations that may appear in a spec): they may not use the expression forms that refer to machine state (registers or memory). This is because when defining the machine there is no specific machine state to refer to; any references would need to be quantified. (And that in turn is not allowed to avoid feeding quantifiers to the solver.)

Machines. A machine is some declarations followed by some defops, so the typing rule is just sequencing, but there's a wrinkle: the initial environment for the machine is not an input. Δ_{builtin} is the (fixed) environment describing the

(Statement Typing)

$$\frac{\Delta, \Gamma \vdash S_1 \quad \Delta, \Gamma \vdash S_2}{\Delta, \Gamma \vdash S_1; S_2}$$

$$\frac{\Delta, \Gamma \vdash x_{proc} : (\overline{\tau_{base_i}} \rightarrow ()) \quad \forall i, \Delta, \Gamma \vdash e_i : \tau_{base_i}}{\Delta, \Gamma \vdash x_{proc} (\overline{e_i})}$$

$$\frac{\Delta, \Gamma \vdash e : \tau_{base} \quad x \notin \Delta, \Gamma \quad \Delta, \Gamma[x \mapsto \tau_{base}] \vdash S}{\Delta, \Gamma \vdash \text{let } x : \tau_{base} = e \text{ in } S}$$

$$\frac{\Delta, \Gamma[x \mapsto \text{int}] \vdash S}{\Delta, \Gamma \vdash \text{for } x \in (C_1 \dots C_2) \text{ do } S}$$

$$\frac{\Delta, \Gamma \vdash e : \text{bool} \quad \Delta, \Gamma \vdash S_1 \quad \Delta, \Gamma \vdash S_2}{\Delta, \Gamma \vdash \text{if } e \text{ then } S_1 \text{ else } S_2}$$

$$\frac{\Delta, \Gamma \vdash e_1 : C \text{ reg} \quad \Delta, \Gamma \vdash e_2 : C \text{ bit}}{\Delta, \Gamma \vdash e_1 := e_2}$$

$$\frac{\Delta, \Gamma \vdash e_1 : C_1 \text{ bit} \quad \Delta, \Gamma \vdash e_2 : C_2 \text{ bit}}{\Delta, \Gamma \vdash \text{store}(e_1, C_2) \leftarrow e_2}$$

$$\frac{\Delta, \Gamma \vdash e : \text{bool}}{\Delta, \Gamma \vdash \text{assert}(e)}$$

$$\frac{}{\Delta, \Gamma \vdash \text{skip}}$$

$$\frac{}{\Delta, \Gamma \vdash \text{crash}}$$

(Declaration Typing)

$$\frac{}{\Delta, \Gamma \vdash \epsilon \triangleright \Delta, \Gamma}$$

$$\frac{\Delta, \Gamma \vdash \text{decl} \triangleright \Delta', \Gamma' \quad \Delta', \Gamma' \vdash \text{decls} \triangleright \Delta'', \Gamma''}{\Delta, \Gamma \vdash \text{decl}; \text{decls} \triangleright \Delta'', \Gamma''}$$

$$\frac{\Delta \vdash_{\text{wf}} \tau_{base} \quad x_{\tau} \notin \Delta, \Gamma \quad \Delta' = \Delta[x_{\tau} \rightarrow \tau_{base}]}{\Delta, \Gamma \vdash \text{type } x_{\tau} = \tau_{base} \triangleright \Delta', \Gamma}$$

$$\frac{x \notin \Delta, \Gamma \quad \Delta \vdash_{\text{wf}} \tau_{base} \quad \Gamma' = \Gamma[x \mapsto \tau_{base}]}{\Delta, \Gamma \vdash \text{let } x : \tau_{base} = e \triangleright \Delta, \Gamma'}$$

$$\frac{\Delta, \Gamma \vdash x : \tau_{reg} \quad \Delta, \Gamma \vdash e : \text{string}}{\Delta, \Gamma \vdash \text{let } x.\text{txt} = e \triangleright \Delta, \Gamma}$$

$$\frac{\Delta \vdash_{\text{wf}} (\overline{\tau_{base_i}} \rightarrow \tau_{base}) \quad x_{func} \notin \Delta, \Gamma \quad \Gamma' = \Gamma[\forall i, x_i \mapsto \tau_{base_i}]}{\Delta, \Gamma' \vdash e : \tau_{base} \quad \Gamma'' = \Gamma[x_{func} \mapsto (\overline{x_i : \tau_{base_i}} \rightarrow \tau_{base})]} \frac{}{\Delta, \Gamma \vdash \text{def } x_{func} \overline{x_i : \tau_{base_i}} \rightarrow \tau_{base} = e \triangleright \Delta, \Gamma''}$$

$$\frac{\Delta \vdash_{\text{wf}} (\overline{\tau_{base_i}} \rightarrow ()) \quad x_{proc} \notin \Delta, \Gamma \quad \Gamma' = \Gamma[\forall i, x_i \mapsto \tau_{base_i}]}{\Delta, \Gamma' \vdash S \quad \Gamma'' = \Gamma[x_{proc} \mapsto (\overline{x_i : \tau_{base_i}} \rightarrow ())]} \frac{}{\Delta, \Gamma \vdash \text{proc } x_{proc} \overline{x_i : \tau_{base_i}} \rightarrow () = S \triangleright \Delta, \Gamma''}$$

$$\frac{\Delta \vdash_{\text{wf}} C \text{ reg} \quad x \notin \Delta, \Gamma \quad \Gamma' = \Gamma[x \mapsto C \text{ reg}]}{\Delta, \Gamma \vdash \text{letstate } x : C \text{ reg} \triangleright \Delta, \Gamma'}$$

$$\frac{\Delta \vdash_{\text{wf}} C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad x_{mem} \notin \Delta, \Gamma \quad \Gamma' = \Gamma[x_{mem} \mapsto C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}]}{\Delta, \Gamma \vdash \text{letstate } x_{mem} : C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \triangleright \Delta, \Gamma'}$$

$$\frac{\Delta \vdash_{\text{wf}} C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad \Delta \vdash_{\text{wf}} C_3 \text{ label} \quad x_{mem} \notin \Delta, \Gamma \quad x_{label} \notin \Delta, \Gamma \quad \Gamma' = \Gamma[x_{mem} \mapsto C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}] \quad \Gamma'' = \Gamma'[x_{label} \mapsto C_3 \text{ label}]}{\Delta, \Gamma \vdash \text{letstate } x_{mem} : C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \text{ with } x_{label} \triangleright \Delta, \Gamma''}$$

built-in type aliases. (Currently there are none.) $\Gamma_{builtin}$ is the environment describing the types of built-in variables. This notionally includes the built-in functions. (But as mentioned earlier some of them actually have their own typing rules.)

The form of a typing judgment for a machine is $\vdash machine \triangleright \Delta, \Gamma$. This means that the machine description is well typed and provides the environment on the right for use of other constructs that depend on the machine. (Specs and programs are only valid relative to a given machine.)

Specs. For specifications we need two helper rules, one that applies an additional list of declarations to a machine, which has the same form as the judgment on a machine, and one that says that a frame (modifies list) is well typed, which has the form $\Delta, \Gamma \vdash frame$. This lets us write the real rule, which has the form $machine \vdash spec$ and means that the spec is well typed under the machine description.

Programs. A program is a sequence of calls to instructions. We need judgments of the form $\Delta, \Gamma \vdash inst$ for a single instruction and also $\Delta, \Gamma \vdash insts$ for the sequence.

There are two cases for a single instruction because of a minor glitch in formulation: because the overbar notation means “one or more”, there are two cases in the syntax for

(More Declaration Typing)

$$\frac{}{\Delta, \Gamma \vdash \epsilon \triangleright \Delta, \Gamma}$$

$$\frac{\Delta, \Gamma \vdash \text{defop} \triangleright \Delta', \Gamma' \quad \Delta', \Gamma' \vdash \text{defops} \triangleright \Delta'', \Gamma''}{\Delta, \Gamma \vdash \text{defop}; \text{defops} \triangleright \Delta'', \Gamma''}$$

$$\frac{\Delta, \Gamma \vdash e : \text{string} \quad x_{op} \notin \Delta, \Gamma \quad \Delta, \Gamma \vdash S \quad \Gamma' = \Gamma[x_{op} \mapsto () \rightarrow ()]}{\Delta, \Gamma \vdash \text{defop } x_{op} \{ \text{txt} = e, \text{sem} = S \} \triangleright \Delta, \Gamma'}$$

$$\frac{\Delta \vdash_{\text{wf}} (\overline{\tau_{base_i}} \rightarrow ()) \quad x_{op} \notin \Delta, \Gamma \quad \forall i, \tau_{base_i} \neq \text{string} \wedge \tau_{base_i} \neq () \wedge \tau_{base_i} \neq \tau_{regs} \quad \Gamma' = \Gamma[\forall i, x_i \mapsto \tau_{base_i}] \quad \Delta, \Gamma' \vdash e : \text{string} \quad \Delta, \Gamma' \vdash S \quad \Gamma'' = \Gamma[x_{op} \mapsto (\overline{x_i : \tau_{base_i}} \rightarrow ())]}{\Delta, \Gamma \vdash \text{defop } x_{op} \overline{x_i : \tau_{base_i}} \{ \text{txt} = e, \text{sem} = S \} \triangleright \Delta, \Gamma''}$$

(Program Typing)

$$\frac{\Delta, \Gamma \vdash x_{op} : (() \rightarrow ())}{\Delta, \Gamma \vdash x_{op}}$$

$$\frac{\Delta, \Gamma \vdash x_{op} : (\overline{\tau_{base_i}} \rightarrow ()) \quad \forall i, \Delta, \Gamma \vdash e_i : \tau_{base_i}}{\Delta, \Gamma \vdash x_{op} \overline{e_i}}$$

$$\frac{}{\Delta, \Gamma \vdash \epsilon}$$

$$\frac{\Delta, \Gamma \vdash \text{inst} \quad \Delta, \Gamma \vdash \text{insts}}{\Delta, \Gamma \vdash \text{inst}; \text{insts}}$$

$$\frac{\vdash \text{machine} \triangleright \Delta, \Gamma \quad \Delta, \Gamma \vdash \text{program}}{\text{machine} \vdash \text{program}}$$

(Machine Typing)

$$\frac{\Delta_{\text{builtin}}, \Gamma_{\text{builtin}} \vdash \text{decls} \triangleright \Delta, \Gamma \quad \Delta, \Gamma \vdash \text{defops} \triangleright \Delta', \Gamma'}{\vdash \text{decls}; \text{defops} \triangleright \Delta', \Gamma'}$$

(Spec Typing)

$$\frac{\vdash \text{machine} \triangleright \Delta, \Gamma \quad \Delta, \Gamma \vdash \text{decls} \triangleright \Delta', \Gamma'}{\vdash \text{machine}; \text{decls} \triangleright \Delta', \Gamma'}$$

$$\frac{\forall i, \Delta, \Gamma \vdash x_{reg_i} : C_i \text{ reg}}{\Delta, \Gamma \vdash \text{reg-modify} : \overline{x_{reg_i}}}$$

$$\frac{\forall i, \Delta, \Gamma \vdash e_i : \text{int} \quad \forall i, \Delta, \Gamma \vdash x_{mem_i} : \tau_{mem}}{\Delta, \Gamma \vdash \text{mem-modify} : (\overline{x_{mem_i}}, e_i)}$$

$$\frac{\vdash \text{machine}; \text{decls} \triangleright \Delta, \Gamma \quad \Delta, \Gamma \vdash \text{frame} \quad \Delta, \Gamma \vdash \text{pre} : \text{bool} \quad \Delta, \Gamma \vdash \text{post} : \text{bool}}{\text{machine} \vdash \text{decls}; \text{frame}; \text{pre}; \text{post}}$$

instructions, one for zero operands and one for one or more operands; we need typing rules for both cases. Meanwhile the type entered into Γ for a zero-operand instruction is unit to unit, not ϵ to unit, to avoid needing an additional form for types just for this case. (Notice that a one-operand instruction may not have type unit to unit because unit is not allowed as an instruction operand, so the type is not ambiguous.)

These rules let us write a judgment for a program, which has the form $\text{machine} \vdash \text{program}$ and means that the program is well typed relative to the machine.

Soundness. Note that even though we do not check certain things statically, the type system remains sound: we include the necessary checks and failure states in the semantics so that evaluation does not get stuck.

We have a partial but largely complete mechanized proof of soundness for an old version of Cassiopea. We intend to update and release it when and if time permits.

5 Cassiopea Semantics

This section defines the semantics of Cassiopea.

Environment. The execution environment Λ maps Cassiopea variables x to values v . However, we take advantage of/abuse the polymorphism and dynamic typing of paper rules to also store the following in the same environment:

- x_{label} (label names) map to values; specifically each label maps to a pointer that points to the base (offset 0) of the region associated with the label.
- x_{func} (function names) map to pairs $\{\overline{x_i}, e\}$, which give the list of argument names and the body for functions.
- x_{proc} (procedure names) map to pairs $\{\overline{x_i}, S\}$, which give the list of argument names and the body for procedures.
- x_{op} (operation/instruction names) map to triples $\{\overline{x_i}, e, S\}$, which give the list of argument names, the expression for the text form, and the body for operations.
- $r.\text{txt}$ (the form for the text version of a register) maps to a value.

(Expression Semantics)

$$\frac{\Lambda(x) = v}{\Lambda \vdash (\rho, \sigma, x) \Downarrow v}$$

$$\frac{\Lambda(x_{label}) = v}{\Lambda \vdash (\rho, \sigma, x_{label}) \Downarrow v}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow r \quad \Lambda(r.\text{txt}) = v}{\Lambda \vdash (\rho, \sigma, e.\text{txt}) \Downarrow v}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow r \quad r.\text{txt} \notin \Lambda}{\Lambda \vdash (\rho, \sigma, e.\text{txt}) \Downarrow \text{fail}}$$

$$\frac{\forall i, \Lambda \vdash (\rho, \sigma, e_i) \Downarrow v_i \quad \Lambda(x_{func}) = \{\bar{x}_i, e\} \quad \Lambda[\forall i, x_i \mapsto v_i] \vdash (\rho, \sigma, e) \Downarrow \tilde{v}}{\Lambda \vdash (\rho, \sigma, x_{func}(\bar{e}_i)) \Downarrow \tilde{v}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow v_1 \quad \tilde{v}_2 = \text{unop } v_1}{\Lambda \vdash (\rho, \sigma, \text{unop } e) \Downarrow \tilde{v}_2}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow v_1 \quad \Lambda \vdash (\rho, \sigma, e_2) \Downarrow v_2 \quad \tilde{v}_3 = v_1 \text{ binop } v_2}{\Lambda \vdash (\rho, \sigma, e_1 \text{ binop } e_2) \Downarrow \tilde{v}_3}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{ob}C \quad C = b_0 \dots b_{C_i} \dots b_n}{\Lambda \vdash (\rho, \sigma, e[C_i]) \Downarrow b_{C_i}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{ob}C \quad C = b_0 \dots b_{C_i} \dots b_{C_j} \dots b_n}{\Lambda \vdash (\rho, \sigma, e[C_i, C_j]) \Downarrow b_{C_i} \dots b_{C_j}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow (x_{mem}, C)}{\Lambda \vdash (\rho, \sigma, e[_]) \Downarrow \text{fail}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow (x_{mem}, C)}{\Lambda \vdash (\rho, \sigma, e[_ , _]) \Downarrow \text{fail}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow v_1 \quad \Lambda[x \mapsto v_1] \vdash (\rho, \sigma, e_2) \Downarrow \tilde{v}_2}{\Lambda \vdash (\rho, \sigma, \text{let } x : \tau_{base} = e_1 \text{ in } e_2) \Downarrow \tilde{v}_2}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{true} \quad \Lambda \vdash (\rho, \sigma, e_t) \Downarrow \tilde{v}_t}{\Lambda \vdash (\rho, \sigma, \text{if } e \text{ then } e_t \text{ else } _) \Downarrow \tilde{v}_t}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{false} \quad \Lambda \vdash (\rho, \sigma, e_f) \Downarrow \tilde{v}_f}{\Lambda \vdash (\rho, \sigma, \text{if } e \text{ then } _ \text{ else } e_f) \Downarrow \tilde{v}_f}$$

Since identifiers are not allowed to overlap in well-typed programs, and register identities are not strings at all, this usage creates no conflicts.

Note that x_{mem} , x_τ , and x_{module} do not appear in Λ as these require no translation at runtime.

Machine state. In addition to the execution environment we also need a representation of machine state. We define two stores, one for registers and one for memory. The register store ρ maps registers r to values v . The memory store σ is more complicated: it maps pairs (x_{mem}, C) (that is, pointer literals) to pairs (v, C_l) , where v is the value stored at that location and C_l is the bit width.

The bit widths of memory regions are invariant, both across the region (this is the only way they can be declared) and also over time. They are used to check the access widths appearing in fetch and store operations. Also note that new entries cannot be created in either the register store or the memory store, as real hardware does not permit such actions. The values stored in registers and memory regions are restricted by the typing rules to bitvectors (whether constants or pointers) of the appropriate width.

Notice that stepping through the declarations does *not* initialize the machine state. We want to reason about executions over ranges of possible starting machine states; so instead we provide a judgment that uses the typing environments to restricts the stores to forms consistent with the declarations. This is discussed further below.

Expressions. We describe expressions with a big-step operational semantics. The form of an expression semantic judgment is: $\Lambda \vdash (\rho, \sigma, e) \Downarrow v$, which means that given the environment Λ and the machine state ρ, σ , the expression e evaluates to the value v . Expressions may refer to the machine state, but not modify it.

Expressions can fail; in addition to the explicit failure cases seen, some of the operators and built-in functions can fail. For example, as mentioned earlier, attempting bitvector arithmetic other than addition and subtraction on pointers will fail. Furthermore, division by zero fails.

Note that we currently do not statically check (in the typing rules) that the `.txt` form is present for every register, or that it is defined for registers on which it is used. Thus we have an explicit failure rule for when no matching declaration has been seen. We also have failure rules for bad fetch operations: if the length annotation is wrong, if the pointer is not in the machine state (this covers both unaligned accesses and out of bounds accesses), or if the value used is not a pointer. Similarly, we have failure rules for when bit indexing/slicing a pointer. (We do not, conversely, need explicit failure checks or rules for the bit indexes in the bit extraction/slicing constructs as they are statically checked.)

Also note that we include in the semantics the obvious failure propagation rules for when subexpressions fail. We do not show these explicitly as they are not particularly interesting or informative.

(More Expression Semantics)

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow r \quad \rho(r) = v}{\Lambda \vdash (\rho, \sigma, *e) \Downarrow v}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow (x_{mem}, C) \quad \sigma(x_{mem}, C) = (v, C_l)}{\Lambda \vdash (\rho, \sigma, \text{fetch}(e, C_l)) \Downarrow v}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow (x_{mem}, C) \quad \sigma(x_{mem}, C) = (_, C_m) \quad C_m \neq C_l}{\Lambda \vdash (\rho, \sigma, \text{fetch}(e, C_l)) \Downarrow \text{fail}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow (x_{mem}, C) \quad (x_{mem}, C) \notin \sigma}{\Lambda \vdash (\rho, \sigma, \text{fetch}(e, C_l)) \Downarrow \text{fail}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \emptyset b C}{\Lambda \vdash (\rho, \sigma, \text{fetch}(e, C_l)) \Downarrow \text{fail}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow C}{\Lambda \vdash (\rho, \sigma, (x_{mem}, e)) \Downarrow (x_{mem}, C)}$$

$$\frac{\Lambda(x_{label}) = (x_{mem}, 0)}{\Lambda \vdash (\rho, \sigma, x_{label}) \Downarrow (x_{mem}, 0)}$$

$$\frac{\forall i \in (1 \dots k), \Lambda(x_i) = r_i}{\Lambda \vdash (\rho, \sigma, \{x_1, \dots, x_k\}) \Downarrow \{r_1, \dots, r_k\}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \{r_1, \dots, r_C\}}{\Lambda \vdash (\rho, \sigma, \|e\|) \Downarrow C}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow r \quad \Lambda \vdash (\rho, \sigma, e_2) \Downarrow \{r_1, \dots, r_k\} \quad \exists i \in (1 \dots k), r_i = r}{\Lambda \vdash (\rho, \sigma, e_1 \in e_2) \Downarrow \text{true}}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow r \quad \Lambda \vdash (\rho, \sigma, e_2) \Downarrow \{r_1, \dots, r_k\} \quad \forall i \in (1 \dots k), r_i \neq r}{\Lambda \vdash (\rho, \sigma, e_1 \in e_2) \Downarrow \text{false}}$$

Statements. Unlike expressions, statements can change machine state. Thus, the form of a machine state semantics judgment (also large step) is $\Lambda \vdash (\rho, \sigma, S) \Downarrow (\rho', \sigma', S')$. This means that the statement S evaluates to the irreducible statement S' (which must be either skip or crash) and in the course of doing so changes the machine state from ρ, σ to ρ', σ' .

(Statement Semantics)

$$\frac{\Lambda \vdash (\rho, \sigma, S_1) \Downarrow (\rho', \sigma', \text{skip}) \quad \Lambda \vdash (\rho', \sigma', S_2) \Downarrow (\rho'', \sigma'', S'_2)}{\Lambda \vdash (\rho, \sigma, S_1; S_2) \Downarrow (\rho'', \sigma'', S'_2)}$$

$$\frac{\forall i, \Lambda \vdash (\rho, \sigma, e_i) \Downarrow v_i \quad \Lambda(x_{proc}) = \{\bar{x}_i, S\} \quad \Lambda[\forall i, x_i \mapsto v_i] \vdash (\rho, \sigma, S) \Downarrow (\rho', \sigma', S')}{\Lambda \vdash (\rho, \sigma, x_{proc}(\bar{e}_i)) \Downarrow (\rho', \sigma', S')}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow v \quad \Lambda[x \mapsto v] \vdash (\rho, \sigma, S) \Downarrow (\rho', \sigma', S')}{\Lambda \vdash (\rho, \sigma, \text{let } x : \tau_{base} = e \text{ in } S) \Downarrow (\rho', \sigma', S')}$$

$$\frac{\forall i \in (C_1, C_1 + 1, \dots, C_2), \quad \Lambda[x \mapsto i] \vdash (\rho_i, \sigma_i, S) \Downarrow (\rho_{i+1}, \sigma_{i+1}, \text{skip})}{\Lambda \vdash (\rho_{C_1}, \sigma_{C_1}, \text{for } x \in (C_1 \dots C_2) \text{ do } S) \Downarrow (\rho_{C_2+1}, \sigma_{C_2+1}, \text{skip})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{true} \quad \Lambda \vdash (\rho, \sigma, S) \Downarrow (\rho_t, \sigma_t, S_t)}{\Lambda \vdash (\rho, \sigma, \text{if } e \text{ then } S \text{ else } _) \Downarrow (\rho_t, \sigma_t, S_t)}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{false} \quad \Lambda \vdash (\rho, \sigma, S) \Downarrow (\rho_f, \sigma_f, S_f)}{\Lambda \vdash (\rho, \sigma, \text{if } e \text{ then } _ \text{ else } S) \Downarrow (\rho_f, \sigma_f, S_f)}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow r \quad r \in \rho \quad \Lambda \vdash (\rho, \sigma, e_2) \Downarrow v \quad \rho' = \rho[r \mapsto v]}{\Lambda \vdash (\rho, \sigma, e_1 := e_2) \Downarrow (\rho', \sigma, \text{skip})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow (x_{mem}, C) \quad \sigma(x_{mem}, C) = (_, C_l) \quad \Lambda \vdash (\rho, \sigma, e_2) \Downarrow v \quad \sigma' = \sigma[(x_{mem}, C) \mapsto (v, C_l)]}{\Lambda \vdash (\rho, \sigma, \text{store}(e_1, C_l) \leftarrow e_2) \Downarrow (\rho, \sigma', \text{skip})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow (x_{mem}, C) \quad \sigma(x_{mem}, C) = (_, C_m) \quad C_m \neq C_l}{\Lambda \vdash (\rho, \sigma, \text{store}(e_1, C_l) \leftarrow e_2) \Downarrow (\rho, \sigma, \text{crash})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow (x_{mem}, C) \quad (x_{mem}, C) \notin \sigma}{\Lambda \vdash (\rho, \sigma, \text{store}(e_1, C_l) \leftarrow e_2) \Downarrow (\rho, \sigma, \text{crash})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e_1) \Downarrow \emptyset b C}{\Lambda \vdash (\rho, \sigma, \text{store}(e_1, C_l) \leftarrow e_2) \Downarrow (\rho, \sigma, \text{crash})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{true}}{\Lambda \vdash (\rho, \sigma, \text{assert}(e)) \Downarrow (\rho, \sigma, \text{skip})}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow \text{false}}{\Lambda \vdash (\rho, \sigma, \text{assert}(e)) \Downarrow (\rho, \sigma, \text{crash})}$$

As with expressions, statements can fail. Explicit failure rules are shown for bad stores (corresponding to the cases for bad fetches) and for a failed assertions. We also similarly include, but do not show, the obvious failure propagation rules for cases where sub-statements, or expressions within statements, fail.

Declarations. The semantics for declarations have judgments of the form $\Lambda, (\rho, \sigma) \vdash decl \triangleright \Lambda'$. This means that the given declaration updates Λ as shown.

As stated above, we do not *initialize* the machine state while handling declarations; this instead allows us to work with arbitrary (or universally quantified) machine states afterwards. However, because the let-binding declaration evaluates an expression, it potentially needs *access* to a machine state. Consequently we write the rules so they accept a machine state as input, but do not update it. In the case of machine descriptions, where there is no machine state, we pass empty environments; let declarations in machine descriptions are not allowed to reference machine state. In the case of the additional declarations that accompany a specification, we pass in the initial machine state; this allows values from the initial machine state to be globally bound so they can be referred to in the postcondition.

We give first the rules for a list of declarations (which chain in the obvious way), then the rules for the various declarations, then the rules for a list of operation definitions (which chain in the same way) and a rule for a single operation definition.

Note that several of the declarations do not update Λ , and nothing is placed in Λ for memory regions. (And for registers, only the mapping of the identifier to its underlying register r is entered; nothing for r is inserted.)

Machines. Like with the typing rules, the semantics rule for a whole machine description bakes in the initial environment and gives a judgment of the form $\vdash machine \triangleright \Lambda'$.

We also include a comparable form that includes additional declarations, as it will be used below.

Programs. Instructions update the machine state, and we chose to represent programs as lists of instructions (rather than having dummy instruction forms for skip and sequence) so the form of the judgments is slightly different: $\Lambda \vdash (\rho, \sigma, inst) \rightarrow (\rho', \sigma')$ means that the instruction executes and updates the machine state ρ, σ to ρ', σ' . The judgments for lists of programs has the same form.

There are two versions of the judgment for instructions because instructions with no arguments are declared as taking unit, but invoked with empty operands (not with unit) to correspond to the way assembly languages normally work.

We include a final judgment of the form $machine \vdash (\rho, \sigma, program) \rightarrow (\rho', \sigma')$ that puts the machine on the left-hand side of the turnstile. It means that under a given machine the program maps ρ, σ to ρ', σ' .

There is a limitation in the way we have formulated programs and the rules for programs, which is that there is no

(Declaration Semantics)

$$\frac{}{\Lambda, (\rho, \sigma) \vdash \epsilon \triangleright \Lambda}$$

$$\frac{\Lambda, (\rho, \sigma) \vdash decl \triangleright \Lambda' \quad \Lambda', (\rho, \sigma) \vdash decls \triangleright \Lambda''}{\Lambda, (\rho, \sigma) \vdash decl; decls \triangleright \Lambda''}$$

$$\frac{}{\Lambda, (\rho, \sigma) \vdash \text{type } x_r = \tau_{base} \triangleright \Lambda}$$

$$\frac{\Lambda \vdash (\rho, \sigma, e) \Downarrow v}{\Lambda, (\rho, \sigma) \vdash \text{let } x : \tau_{base} = e \triangleright \Lambda[x \mapsto v]}$$

$$\frac{\Lambda \vdash (\rho, \sigma, x) \Downarrow r \quad \Lambda \vdash (\rho, \sigma, e) \Downarrow v}{\Lambda, (\rho, \sigma) \vdash \text{let } x.\text{txt} = e \triangleright \Lambda[r.\text{txt} \mapsto v]}$$

$$\frac{\Lambda' = \Lambda[x_{func} \mapsto \{\bar{x}_i, e\}]}{\Lambda, (\rho, \sigma) \vdash \text{def } x_{func} \bar{x}_i : \tau_{base_i} \rightarrow \tau_{base} = e \triangleright \Lambda'}$$

$$\frac{\Lambda' = \Lambda[x_{proc} \mapsto \{\bar{x}_i, S\}]}{\Lambda, (\rho, \sigma) \vdash \text{proc } x_{proc} \bar{x}_i : \tau_{base_i} \rightarrow () = S \triangleright \Lambda'}$$

$$\frac{\Lambda' = \Lambda[x \mapsto r] \quad r \text{ fresh}}{\Lambda, (\rho, \sigma) \vdash \text{letstate } x : \tau_{reg} \triangleright \Lambda'}$$

$$\frac{}{\Lambda, (\rho, \sigma) \vdash \text{letstate } x_{mem} : \tau_{mem} \triangleright \Lambda}$$

$$\frac{\Lambda' = \Lambda[x_{label} \mapsto (x_{mem}, 0)]}{\Lambda, (\rho, \sigma) \vdash \text{letstate } x_{mem} : \tau_{mem} \text{ with } x_{label} \triangleright \Lambda'}$$

$$\frac{}{\Lambda, (\rho, \sigma) \vdash \epsilon \triangleright \Lambda}$$

$$\frac{\Lambda, (\rho, \sigma) \vdash defop \triangleright \Lambda' \quad \Lambda', (\rho, \sigma) \vdash defops \triangleright \Lambda''}{\Lambda, (\rho, \sigma) \vdash defop; defops \triangleright \Lambda''}$$

$$\frac{\Lambda' = \Lambda[x_{op} \mapsto \{[], e, S\}]}{\Lambda, (\rho, \sigma) \vdash \text{defop } x_{op} \{\text{txt} = e, \text{sem} = S\} \triangleright \Lambda'}$$

$$\frac{\Lambda' = \Lambda[x_{op} \mapsto \{\bar{x}_i, e, S\}]}{\Lambda, (\rho, \sigma) \vdash \text{defop } x_{op} \bar{x}_i : \tau_{base_i} \{\text{txt} = e, \text{sem} = S\} \triangleright \Lambda'}$$

(Machine Semantics)

$$\frac{\Lambda_{builtin}, (\{\}, \{\}) \vdash decls \triangleright \Lambda \quad \Lambda \vdash defops \triangleright \Lambda'}{\vdash decls; defops \triangleright \Lambda'}$$

(Program Semantics)

$$\frac{\Lambda(x_{op}) = \{\llbracket _, _ \rrbracket, S\} \quad \Lambda \vdash (\rho, \sigma, S) \Downarrow (\rho', \sigma', \text{skip})}{\Lambda \vdash (\rho, \sigma, x_{op}) \rightarrow (\rho', \sigma')}$$

$$\frac{\forall i, \Lambda \vdash (\rho, \sigma, e_i) \Downarrow v_i \quad \Lambda(x_{op}) = \{\overline{x_i}, _ \rrbracket, S\} \quad \Lambda' = \Lambda[\forall i, x_i \mapsto v_i] \quad \Lambda' \vdash (\rho, \sigma, S) \Downarrow (\rho', \sigma', \text{skip})}{\Lambda \vdash (\rho, \sigma, x_{op} \overline{e_i}) \rightarrow (\rho', \sigma')}$$

$$\frac{}{\Lambda \vdash (\rho, \sigma, \epsilon) \rightarrow (\rho, \sigma)}$$

$$\frac{\Lambda \vdash (\rho, \sigma, \text{inst}) \rightarrow (\rho', \sigma') \quad \Lambda \vdash (\rho', \sigma', \text{insts}) \rightarrow (\rho'', \sigma'')}{\Lambda \vdash (\rho, \sigma, \text{inst}; \text{insts}) \rightarrow (\rho'', \sigma')}$$

$$\frac{\vdash \text{machine} \triangleright \Lambda \quad \Lambda \vdash (\rho, \sigma, \text{program}) \rightarrow (\rho', \sigma')}{\text{machine} \vdash (\rho, \sigma, \text{program}) \rightarrow (\rho', \sigma')}$$

(Spec Semantics)

$$\frac{\forall i, \Lambda \vdash (\rho, \sigma, x_{reg_i}) \Downarrow r_i \quad \forall r \notin \{\overline{r_i}\}, \rho(r) = \rho'(r)}{\Lambda, \rho, \rho' \vdash \text{reg-modify} : \overline{x_{reg_i}}}$$

$$\frac{\forall i, \Lambda \vdash (\rho, \sigma, (x_{mem_i}, e_i)) \Downarrow (x_{mem_i}, C_i) \quad \forall x_{mem}, C, (x_{mem}, C) \notin \{(x_{mem_i}, C_i)\}, \quad \sigma((x_{mem}, C)) = \sigma'((x_{mem}, C))}{\Lambda, \sigma, \sigma' \vdash \text{mem-modify} : \overline{(x_{mem_i}, e_i)}}$$

$$\frac{\vdash \text{machine}; \text{decls} \triangleright \Delta, \Gamma \quad \vdash \text{machine} \triangleright \Lambda \quad \forall \rho, \sigma, (\Delta, \Gamma, \Lambda \vdash \rho, \sigma) \implies \Lambda, (\rho, \sigma) \vdash \text{decls} \triangleright \Lambda' \implies \Lambda' \vdash (\rho, \sigma, \text{pre}) \Downarrow \text{true} \implies \forall \rho', \sigma', (\Lambda' \vdash (\rho, \sigma, \text{program}) \rightarrow (\rho', \sigma')) \implies (\Lambda' \vdash (\rho', \sigma', \text{post}) \Downarrow \text{true} \wedge \Lambda', \rho, \rho' \vdash \text{frame} \wedge \Lambda', \sigma, \sigma' \vdash \text{frame})}{\text{machine}, (\text{decls}; \text{frame}; \text{pre}; \text{post}) \vdash \text{program}}$$

easy way to represent failure. (Failure in this might represent triggering an exception and stopping execution, which we do not model, or invoking “unpredictable” or “undefined” behavior in the processor and transitioning to an arbitrary unknown machine state.)

The intended behavior is that a program that fails during execution (that is, the body of one of its instructions steps to crash) enters a state where no postcondition can evaluate to true. We have decided for the moment that working this explicitly into the formalism would result in a lot of complication and obscurity without providing any useful information.

Specifications. For specifications we need three judgments: the first two state what the reg-modify and mem-modify clauses mean, respectively (they are properties on initial and final register and memory states), and the last one says what it means for a program to satisfy a specification.

Note that the reg-modify and mem-modify rule as shown is slightly misleading, because the register and pointer list actually written in the input file is implicitly augmented with all registers and pointers mentioned in the postcondition before it gets to this point.

Machine state validity. As discussed above we do not initialize the machine state while processing declarations. Instead we treat the starting machine state as an input (e.g. in the final judgment about programs) or quantify it universally (as in the specification judgment). In order to do this we must, however, have a predicate to reject machine states that do not match the machine description.

The validity judgment has the form $\Delta, \Gamma, \Lambda \vdash \rho$, and correspondingly for σ (except without Λ) and then for ρ, σ (both

(Machine State Validity)

$$\frac{(\forall x, \Delta, \Gamma \vdash x : C \text{ reg} \wedge \Lambda(x) = r) \Leftrightarrow (\exists v, \rho(r) = v \wedge \Delta, \Gamma \vdash v : C \text{ bit})}{\Delta, \Gamma, \Lambda \vdash \rho}$$

$$\frac{\forall x_{mem}, \Delta, \Gamma \vdash x_{mem} : C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \Leftrightarrow (\forall i \in \{0, C_1/8, \dots, (C_2 - 1) * C_1/8\}, \exists v, \sigma(x_{mem}, i) = (v, C_1) \wedge \Delta, \Gamma \vdash v : C_1 \text{ bit})}{\Delta, \Gamma \vdash \sigma}$$

$$\frac{\Delta, \Gamma, \Lambda \vdash \rho \quad \Delta, \Gamma \vdash \sigma}{\Delta, \Gamma, \Lambda \vdash \rho, \sigma}$$

stores at once). It means that the given stores match the given environments.

We will use this with the typing environments that come from both the machine description and the additional declarations arising from a specification. (Recall that memory regions are normally defined by specifications and not by machines.)

In the case of registers we need access to Λ in order to handle the names of registers. We do *not* use the Λ generated from the additional declarations in a specification; this avoids circularity. We can get away with this because specifications are not allowed to define new registers.

For memory regions we need to enumerate the valid offsets for the region (note the literal 8 that hardwires 8-bit bytes) and check the cell width.

(Alewife Symbolic Constants)

$N ::= C \mid x$

6 Alewife Overview

This section describes Alewife, our specification language for writing abstracted machine-independent specifications of low-level code.

Alewife specifications are abstractions of machine-level Cassiopea specifications; we say that Cassiopea constructs are *lifted* into Alewife and Alewife constructs are *lowered* into Cassiopea.

Alewife is only for specifications, so there are no statements, no updates, and no notion of instructions or programs.

Notation. We use the following metavariables:

- x, y, z Program variables (binders)
- r Registers (abstract)
- C Integer constants (written in decimal)
- $\text{0b}C$ Bitvector constants (written in binary)
- N Symbolic integer constants
- τ Types
- v Values
- e Expressions
- i, j Rule-level integers

(Other constructions are referred to with longer names.)

As noted previously, Alewife types and expressions should be considered distinct from Cassiopea ones (even where they correspond directly). We use the same letters in the hopes that this will cause less confusion (even in the definition of the translation) than picking an entirely different set of letters for Alewife.

Identifiers and variables. In Alewife there are six syntactic categories of identifiers:

Like in Cassiopea, x_{mem} name memory regions and x_{label} are assembler labels. x_{func} name functions, and x_τ are type aliases.

x_{block} are the names given to blocks of code to be synthesized, which are used to match up with the module names in Cassiopea mappings.

Other x are ordinary variables that range over other things, and may be presumed to not range over the above reserved categories.

All variables are immutable, in the sense that they do not change once bound.

Symbolic Constants. In some places in Alewife symbolic constants N are permitted to occur in places where only integer constants are allowed in the corresponding Cassiopea constructions. In particular, the bit sizes associated with types (and the lengths of memory regions, which are functionally similar) may be given as symbolic values x instead of integer constants. These must be bound to integer constants

(Alewife Types)

$\tau ::= \tau_{base} \mid \tau_{mem} \mid \tau_{func}$

$\tau_{base} ::= \text{int} \mid \text{bool} \mid x_\tau$
 $\mid N \text{ vec} \mid N \text{ ptr} \mid N \text{ reg} \mid N \text{ label} \mid \tau_{regs}$

$\tau_{regs} ::= N \text{ reg set}$

$\tau_{mem} ::= N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref}$

$\tau_{func} ::= \overline{\tau_{base_i}} \rightarrow \tau_{base}$

(Alewife Values)

$v ::= \text{true} \mid \text{false} \mid C \mid \text{0b}C \mid (x_{mem}, C)$

$\mid \text{fail}$

either directly in the Alewife spec, in the Cassiopea mapping, or by the Cassiopea machine description. This allows the concrete sizes of bitvectors to vary depending on the machine architecture.

Note: for compatibility with older versions of Alewife the symbolic constant `word` is recognized and replaced with `wordsize`. New specifications should not use `word` as a symbolic constant, as it is properly expected to be a type name.

Types. Like in Cassiopea, Alewife types are divided syntactically into base types and others. The chief difference from Cassiopea is that bit widths (and the lengths of memory regions) can be symbolic constants. However, an additional difference is that pointers (`ptr`) are distinguished from plain bitvectors (`vec`). This is reasonably possible in Alewife because it need not reason about the progression of values through machine registers (only before and after states)... but also currently pointless as we do not define a static type-check for Alewife.

Strings and unit are also absent, as they are not needed for specifications.

As syntactic sugar and for compatibility with an earlier version of Alewife, if no size is given `wordsize` is implicitly inserted. This applies to all the base types but not τ_{mem} , which worked differently then.

Values and expressions. The values in Alewife correspond directly to the values in Cassiopea. Likewise for operators and most expressions. Note that the width argument of `fetch` can be a symbolic size.

The notable change is the addition of bounded quantification. `forall` and `exists` are allowed to quantify over finite sets of whatever type; these are expanded to logical and/or expressions (respectively) in Cassiopea. This is useful when the set is abstract at the Alewife level and provided by the

(Alewife Operators)	
$unop ::=$	$- \mid b- \mid \neg \mid \text{bnot}$
$binop ::=$	$= \mid \neq \mid + \mid - \mid * \mid / \mid < \mid <= \mid > \mid >=$
	$\vee \mid \wedge \mid \oplus$
	$>> \mid >>_S \mid <<< \mid \text{band} \mid \text{bor} \mid \text{bxor}$
	$b+ \mid b- \mid b* \mid b/$
	$b< \mid b<= \mid b> \mid b>=$
	$bs< \mid bs<= \mid bs> \mid bs>=$
	$\cup \mid \cap \mid \subseteq \mid \setminus$
(Alewife Expressions)	
$e ::=$	$v \mid x$
	$x_{func}(\bar{e})$
	$unop\ e$
	$e_1\ binop\ e_2$
	$e[C] \mid e[C_1, C_2]$
	$\text{let } x : \tau_{base} = e_1 \text{ in } e_2$
	$\text{if } e_1 \text{ then } e_2 \text{ else } e_3$
	$(x_{mem}, e) \mid x_{label}$
	$*e \mid \text{fetch}(e, N)$
	$\{x_1, \dots, x_k\}$
	$\ e\ \mid e_1 \in e_2$
	$\text{forall } x \in e_1. e_2$
	$\text{exists } x \in e_2. e_2$

(Alewife Declarations)	
$decls ::=$	$\epsilon \mid decl; decls$
$decl ::=$	$\text{require type } x_\tau$
	$\text{require value } x : \tau_{base}$
	$\text{require func } x_{func} : \tau_{func}$
	$\text{provide type } x_\tau = \tau$
	$\text{provide value } x : \tau_{base} = e$
	$\text{provide func } x_{func} : \overline{x_i : \tau_{base_i}} \rightarrow \tau_{base} = e$
	$\text{region } x_{mem} : \tau_{mem}$
	$\text{region } x_{mem} : \tau_{mem} \text{ with } x_{label}$

mapping definitions or the machine descriptions. (For example, the set of callee-save registers might often appear here.)

(Initial State Bindings)	
$block\text{-lets} ::=$	$\epsilon \mid block\text{-let}; block\text{-lets}$
$block\text{-let} ::=$	$\text{let } x : \tau_{base} = e$

(Alewife Blocks)	
$frame ::=$	$\epsilon \mid \text{reg-modify} : \overline{x_{reg_i}}$
	$\text{mem-modify} : (\overline{x_{mem_i}}, e_i)$
$pre ::=$	e
$post ::=$	e
$block ::=$	$\text{block } x_{block} \{block\text{-lets}; frame; pre; post\}$
(Alewife Specifications)	
$spec ::=$	$decls; block$

Declarations. Alewife declarations come in two forms: require and provide. The second form declares elements in the ordinary way.

The first form declares an element that must be provided by the Cassiopea mappings (or the machine description). (So the type is given, but not the value. This functions as a form of import, and allows an Alewife file to be checked on its own separately from any particular machine description or Cassiopea mappings. However, we do not currently define or implement such a check.)

Note that it is possible to require functions that implicitly depend on machine state, or that depend on machine state on some machines and not others. Such functions can also depend on constants or other elements that are not visible in the Alewife specification at all.

The region declarations declare memory regions, like the memory-typed let state declarations in Cassiopea. (These are implicitly always provide, because for memory regions the corresponding require declaration would be entirely equivalent but require cutpaste in the Cassiopea mapping.) Note that the parameters of the region can be symbolic constants if abstraction is needed.

Block-lets. While Alewife expressions include let-bindings, the scope of those let-bindings is conventional: it lasts until the end of the expression. In order to refer to values taken from the initial state (that is, the machine state of which the precondition must be true) we need a way to bind these values so their scope extends to the postcondition. The block-lets serve this purpose in Alewife, much like the additional declarations seen in Cassiopea specs can. These are found within a block (because a block corresponds to a synthesis problem, it is meaningful to associate before and after machine states with it) and the scope is the entire block.

(Cassiopea Integer Constant Extraction)

$$\begin{array}{c}
 \frac{}{\Sigma \vdash \epsilon \triangleright \Sigma} \\
 \\
 \frac{\Sigma \vdash \text{decl} \triangleright \Sigma' \quad \Sigma' \vdash \text{decls} \triangleright \Sigma''}{\Sigma \vdash \text{decl}; \text{decls} \triangleright \Sigma''} \\
 \\
 \frac{}{\Sigma \vdash \text{type } x_\tau = \tau_{base} \triangleright \Sigma} \\
 \\
 \frac{\Sigma' = \Sigma[x \mapsto C]}{\Sigma \vdash \text{let } x : \text{int} = C \triangleright \Sigma'} \\
 \\
 \frac{e \neq C}{\Sigma \vdash \text{let } x : \tau_{base} = e \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{let } x.\text{txt} = e \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{def } x_{func} \overline{x_i : \tau_{base_i}} \rightarrow \tau_{base} = e \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{proc } x_{proc} \overline{x_i : \tau_{base_i}} \rightarrow () = S \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{letstate } x : \tau_{reg} \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{letstate } x_{mem} : \tau_{mem} \triangleright \Sigma} \\
 \\
 \frac{}{\Sigma \vdash \text{letstate } x_{mem} : \tau_{mem} \text{ with } x_{label} \triangleright \Sigma} \\
 \\
 \frac{\Sigma \vdash \text{decls} \triangleright \Sigma'}{\vdash \text{decls}; \text{defops} \triangleright \Sigma'}
 \end{array}$$

Frames. Frame declarations in Alewife are exactly the same as in Cassiopea. Because Alewife files are machine-independent, the registers mentioned must be abstract and concretized via the Cassiopea mappings.

Blocks and specs. As just noted, a block is a single synthesis problem, and a full spec is that plus a preamble of declarations. (It used to be possible to place multiple related blocks together in a single Alewife specification, which would produce one Cassiopea specification for each block. This was removed because it caused unspecified problems in the implementation, as well as complications generating output because Cassiopea only allows one spec at a time. Common declarations can now be shared with `include`.)

As noted elsewhere, the block name is used to look up the Cassiopea mapping module to apply.

7 Alewife Typing and Semantics

We do not provide (or implement) a full typechecking pass for Alewife. Instead, when we lower to Cassiopea, we allow the Cassiopea typechecker to reject invalid results. (Invalid results might be caused by invalid Alewife input, or by bad/mismatched Cassiopea mapping definitions.)

The rules provided here are for doing scans over the declarations sufficient to make the translation to Cassiopea work and no more.

Environments. We retain the Cassiopea typing environments, Δ, Γ . We add an additional environment Σ , which maps identifiers to integer constants. This is a projection of the Cassiopea execution environment Λ : it holds mappings only for variables defined as integer constants and excludes everything else. We include a separate set of rules for extracting these integer constants without doing a full Cassiopea execution. (Among other things, this avoids involving machine state or the machine state stores.)

Translation. The translation (lowering) from Alewife to Cassiopea, defined in the next section, appears cross-recursively in the rules in this section.

Because Δ, Γ are Cassiopea environments, they map identifiers to Cassiopea types, not Alewife ones. This means Alewife types must be lowered on the fly in order to update them correctly.

Integer constant extraction. The integer constant extraction rules do a simple pass over Cassiopea declarations to extract the variables defined as integer constants. These populate a substitution environment Σ that we use for lowering Alewife types containing symbolic constants.

These rules are judgments of the form $\Sigma \vdash \text{decl} \triangleright \Sigma'$ or $\Sigma \vdash \text{decls} \triangleright \Sigma'$, plus one of the form $\vdash \text{machine} \triangleright \Sigma$ for a whole machine description.

Typing. The declaration typing rules are intended to accumulate types for all the declarations in an Alewife spec. They are applied concurrently with the Cassiopea declaration rules to the Alewife specification, the Cassiopea machine description, and the Cassiopea mapping. (How this is made to happen is described below.)

The declaration typing rules have judgments of the form $\Delta, \Gamma, \Sigma \vdash \text{decl} \triangleright \Delta', \Gamma', \Sigma'$ and $\Delta, \Gamma, \Sigma \vdash \text{decls} \triangleright \Delta', \Gamma', \Sigma'$. These mean that the declaration or declarations update the type environment (and integer constant environment) as shown.

Note that there is a special-case rule for `provide value` for when the value is an integer constant; this enters the constant into Σ . The integer constants are in turn used when lowering the types of memory regions, which can be seen in the last two rules.

Block-lets. The rules for block-lets are effectively the same as the rules for declarations. The ways in which block-lets are special mostly do not apply here. Note however that even though we pass through Σ (for consistency of the form of the rules) there is no rule for loading integer constants

(Alewife Declaration Typing)

$$\frac{\Delta, \Gamma, \Sigma \vdash \text{decl} \triangleright \Delta', \Gamma', \Sigma' \quad \Delta', \Gamma', \Sigma \vdash \text{decls} \triangleright \Delta'', \Gamma'', \Sigma''}{\Delta, \Gamma, \Sigma \vdash \text{decl}; \text{decls} \triangleright \Delta'', \Gamma'', \Sigma''}$$

$$\frac{\Delta \vdash_{\text{wf}} x_\tau}{\Delta, \Gamma, \Sigma \vdash \text{require type } x_\tau \triangleright \Delta, \Gamma, \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{base}}] = \tau \quad \Gamma(x) = \tau}{\Delta, \Gamma, \Sigma \vdash \text{require value } x : \tau_{\text{base}} \triangleright \Delta, \Gamma, \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{func}}] = \tau \quad \Gamma(x_{\text{func}}) = \tau}{\Delta, \Gamma, \Sigma \vdash \text{require func } x_{\text{func}} : \tau_{\text{func}} \triangleright \Delta, \Gamma, \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau] = \tau' \quad \Delta \vdash_{\text{wf}} \tau' \quad \Delta' = \Delta[x_\tau \rightarrow \tau']}{\Delta, \Gamma, \Sigma \vdash \text{provide type } x_\tau = \tau \triangleright \Delta', \Gamma, \Sigma}$$

$$\frac{\Delta, \Gamma \vdash C : \text{int} \quad \Gamma' = \Gamma[x \mapsto \text{int}] \quad \Sigma' = \Sigma[x \mapsto C]}{\Delta, \Gamma, \Sigma \vdash \text{provide value } x : \text{int} = C \triangleright \Delta, \Gamma', \Sigma'}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{base}}] = \tau \quad \Delta \vdash_{\text{wf}} \tau \quad e \neq C \quad \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[e] = e' \quad \Delta, \Gamma \vdash e' : \tau \quad \Gamma' = \Gamma[x \mapsto \tau]}{\Delta, \Gamma, \Sigma \vdash \text{provide value } x : \tau_{\text{base}} = e \triangleright \Delta, \Gamma', \Sigma}$$

$$\frac{\forall i, \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{base}_i}] = \tau_i \wedge \Delta \vdash_{\text{wf}} \tau_i \quad \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{base}}] = \tau \quad \Delta \vdash_{\text{wf}} \tau \quad \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[e] = e' \quad \Gamma' = \Gamma[\forall i, x_i \mapsto \tau_i] \quad \Delta, \Gamma' \vdash e' : \tau \quad \Gamma'' = \Gamma[x_{\text{func}} \mapsto (\bar{x}_i : \tau_i \rightarrow \tau)]}{\Delta, \Gamma, \Sigma \vdash \text{provide func } x_{\text{func}} : \bar{x}_i : \tau_{\text{base}_i} \rightarrow \tau_{\text{base}} = e \triangleright \Delta, \Gamma'', \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref}] = C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad \Delta \vdash_{\text{wf}} C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad \Gamma' = \Gamma[x_{\text{mem}} \mapsto C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}]}{\Delta, \Gamma, \Sigma \vdash \text{region } x_{\text{mem}} : N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref} \triangleright \Delta, \Gamma', \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref}] = C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad \Delta \vdash_{\text{wf}} C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref} \quad \Delta \vdash_{\text{wf}} C_3 \text{ label} \quad \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[N_3 \text{ label}] = C_3 \text{ label} \quad \Gamma' = \Gamma[x_{\text{mem}} \mapsto C_1 \text{ bit } C_2 \text{ len } C_3 \text{ ref}; x_{\text{label}} \mapsto C_3 \text{ label}]}{\Delta, \Gamma, \Sigma \vdash \text{region } x_{\text{mem}} : N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref} \text{ with } x_{\text{label}} \triangleright \Delta, \Gamma', \Sigma}$$

(Alewife Block Typing)

$$\frac{}{\Delta, \Gamma, \Sigma \vdash \epsilon \triangleright \Delta, \Gamma, \Sigma}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \text{block-let} \triangleright \Delta', \Gamma', \Sigma', \quad \Delta', \Gamma', \Sigma \vdash \text{block-lets} \triangleright \Delta'', \Gamma'', \Sigma''}{\Delta, \Gamma, \Sigma \vdash \text{block-let}; \text{block-lets} \triangleright \Delta'', \Gamma'', \Sigma''}$$

$$\frac{\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\tau_{\text{base}}] = \tau \quad \Delta \vdash_{\text{wf}} \tau \quad \Delta, \Gamma, \Sigma \vdash \mathcal{AC}[e] = e' \quad \Delta, \Gamma \vdash e' : \tau \quad \Gamma' = \Gamma[x \mapsto \tau]}{\Delta, \Gamma, \Sigma \vdash \text{let } x : \tau_{\text{base}} = e \triangleright \Delta, \Gamma', \Sigma}$$

(Alewife Spec Semantics)

$$\begin{aligned} \text{module} &= \text{module } x_{\text{module}} \{ \text{decls}_{\text{map}}; \text{frame}_{\text{map}} \} \\ \text{spec} &= \text{decls}_{\text{ale}}; \text{block } x_{\text{block}} \{ \text{block-lets}; \text{frame}_{\text{ale}}; \text{pre}; \text{post} \} \\ x_{\text{module}} &= x_{\text{block}} \quad \text{frame} = \text{frame}_{\text{ale}} \cup \text{frame}_{\text{map}} \\ \text{spec}_{\text{new}} &= \text{decls}_{\text{ale}}; \text{block-lets}; \text{frame}; \text{pre}; \text{post} \\ &\vdash \text{machine} \triangleright \Delta_0, \Gamma_0 \\ &\vdash \text{machine} \triangleright \Sigma_0 \quad (\Delta_0 \subseteq \Delta) \wedge (\Gamma_0 \subseteq \Gamma) \wedge (\Sigma_0 \subseteq \Sigma) \\ &\Delta, \Gamma \vdash \text{decls}_{\text{map}} \triangleright \Delta, \Gamma \quad \Sigma \vdash \text{decls}_{\text{map}} \triangleright \Sigma \\ \Delta, \Gamma, \Sigma \vdash \text{decls}_{\text{ale}} \triangleright \Delta, \Gamma, \Sigma \quad \Delta, \Gamma, \Sigma \vdash \text{block-lets} \triangleright \Delta, \Gamma, \Sigma \\ &\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\text{spec}_{\text{new}}] = \Omega \\ &\text{machine}, \text{module}, \text{spec} \triangleright \Omega \end{aligned}$$

into Σ from block-lets. Integer constants used in types and defined in the Alewife spec should be defined with provide value; block-lets are intended to provide access to machine state.

Specs. The spec-level rule is enormous and difficult to read, so the next few paragraphs walk through it.

The conclusion is that a given machine, mapping module, and Alewife specification produce a final translation output Ω .

The first two premises expand the mapping module and Alewife specification as we'll need to work with the components. Then we require that these match (by name), combine the frame declarations, and generate a new spec updated with the additional frame declarations that we'll feed to the translation.

The next two premises generate initial environments: the Cassiopea typing environments induced by the machine description, and its integer constants.

We then nondeterministically/magically (by the power of paper rules) choose a final set of environments Γ, Δ, Σ that represents a fixpoint of collecting all the declarations. These contain at least everything in the initial environments, but also contain everything needed such that going through, respectively, the Cassiopea declarations from the mapping

file (both types and constants); the Alewife declarations; and the Alewife block-lets does not add anything additional.

The final environments can then be used to run the translation on the entire spec and get the final output.

Such an evaluation strategy for declarations is required because the Alewife declarations rely on the Cassiopea mapping file (most notably for resolving symbolic constants) but the Cassiopea mapping file is in turn also specifically allowed to refer to objects declared by the Alewife spec, such as memory regions. In the implementation this circularity is resolved by lifting both the Cassiopea and Alewife declarations (and block-lets) into a common representation and topologically sorting them based on identifier references. (Genuinely circular references among identifiers are prohibited.) From this point they can be handled in order in a more conventional way.

Complete output. Note that the *complete* output file includes the declarations from the Cassiopea mapping module ($decls_{map}$) as well as the translated Alewife spec Ω . Apart from symbolic constants we do not substitute the definitions of the mapping elements, as that would make a rather large mess, especially with functions; instead we include the definitions and let the translation refer to them. In fact, because of the declaration ordering issues, in the implementation the complete output the mapping declarations and translated Alewife declarations can be arbitrarily interleaved.

Note furthermore that it would not be sufficient to include *only* the mapping declarations explicitly imported with `require` declarations, as those may refer freely to other things declared in the mapping module that the Alewife spec itself may have no cognizance of whatsoever.

Alewife –Cassiopea Type Translation

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[N]] = \begin{cases} C & N = C \\ \Sigma(x) & N = x \wedge x \in \Sigma \\ \perp & N = x \wedge x \notin \Sigma \end{cases}$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[x_\tau]] = \begin{cases} \Delta(x_\tau) & x_\tau \in \Delta \\ \perp & x_\tau \notin \Delta \end{cases}$$

$$\mathcal{AC}[[\text{int}]] = \text{int}$$

$$\mathcal{AC}[[\text{bool}]] = \text{bool}$$

$$\mathcal{AC}[[N \text{ vec}]] = \mathcal{AC}[[N]] \text{ bit}$$

$$\mathcal{AC}[[N \text{ ptr}]] = \mathcal{AC}[[N]] \text{ bit}$$

$$\mathcal{AC}[[N \text{ reg}]] = \mathcal{AC}[[N]] \text{ reg}$$

$$\mathcal{AC}[[N \text{ reg set}]] = \mathcal{AC}[[N]] \text{ reg set}$$

$$\mathcal{AC}[[N_1 \text{ bit } N_2 \text{ len } N_3 \text{ ref}]] = \mathcal{AC}[[N_1]] \text{ bit}$$

$$\mathcal{AC}[[N_2]] \text{ len } \mathcal{AC}[[N_3]] \text{ ref}$$

$$\mathcal{AC}[[\overline{\tau_{base_i}} \rightarrow \tau_{base}]] = \overline{\mathcal{AC}[[\tau_{base_i}]]} \rightarrow \mathcal{AC}[[\tau_{base}]]$$

8 Lowering Alewife

The semantics of an Alewife specification depend on material taken from a Cassiopea mapping and machine description. This does not preclude defining a semantics for Alewife in terms of that material, or even some abstracted concept of what any such Cassiopea material might be. However, doing so is messy (as can be seen from the material in the previous section, which does not even attempt to handle expression evaluation) and not necessarily very rewarding or illuminating.

So instead, as mentioned already, we write only enough typing rules to prepare material for writing a translation (lowering) to Cassiopea, and apply the Cassiopea typing (and, implicitly, semantics) to the lowered material. That material goes into the Cassiopea typing environments Δ, Γ , and as discussed in the previous section, we also maintain an additional environment Σ of integer constants used for substituting symbolic constants in types.

This section defines the translation. $\mathcal{AC}[[a]]$ defines the Cassiopea lowering of an Alewife element a . We make the translation polymorphic over the various kinds of element; that is, $\mathcal{AC}[[\tau]]$ is the translation of a type, $\mathcal{AC}[[e]]$ is the translation of an expression, etc. Some of the translation rules rely on the environments; these are written $\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[a]]$.

Some of the translation rules produce \perp . If these are reached, the translation fails; this can happen if the Alewife spec was malformed and also potentially if the mapping module failed to declare elements that were expected of it, or declared them in an incompatible or inconsistent way. The rules in the previous section exclude some of these cases, but we are not (yet) prepared to argue that they rule out all translation-time failures.

Alewife –Cassiopea Expression Translation

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[x]] = \begin{cases} x & x \in \Gamma \\ \perp & x \notin \Gamma \end{cases}$$

$$\mathcal{AC}[[\text{true}]] = \text{true}$$

$$\mathcal{AC}[[\text{false}]] = \text{false}$$

$$\mathcal{AC}[[C]] = C$$

$$\mathcal{AC}[[\text{ob}C]] = \text{ob}C$$

$$\mathcal{AC}[[\text{fail}]] = \text{fail}$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[x_{func}(\bar{e})]] = \begin{cases} x_{func}(\overline{\mathcal{AC}[[e]])} & x_{func} \in \Gamma \\ \perp & x_{func} \notin \Gamma \end{cases}$$

$$\mathcal{AC}[[unop\ e]] = unop\ \mathcal{AC}[[e]]$$

$$\mathcal{AC}[[e_1\ binop\ e_2]] = \mathcal{AC}[[e_1]]\ binop\ \mathcal{AC}[[e_2]]$$

$$\mathcal{AC}[[e[C]]] = \mathcal{AC}[[e]][C]$$

$$\mathcal{AC}[[e[C_1, C_2]]] = \mathcal{AC}[[e]][C_1, C_2]$$

$$\mathcal{AC}[[\text{let } x : \tau_{base} = e_1 \text{ in } e_2]] = \text{let } x : \mathcal{AC}[[\tau_{base}]] \\ = \mathcal{AC}[[e_1]] \text{ in } \mathcal{AC}[[e_2]]$$

$$\mathcal{AC}[[\text{if } e_1 \text{ then } e_2 \text{ else } e_3]] = \text{if } \mathcal{AC}[[e_1]] \text{ then } \mathcal{AC}[[e_2]] \\ \text{else } \mathcal{AC}[[e_3]]$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[x_{mem}, e]] = \begin{cases} (x_{mem}, \mathcal{AC}[[e]]) & x_{mem} \in \Gamma \\ \perp & x_{mem} \notin \Gamma \end{cases}$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[[x_{label}]] = \begin{cases} x_{label} & x_{label} \in \Gamma \\ \perp & x_{label} \notin \Gamma \end{cases}$$

$$\mathcal{AC}[[*e]] = *\mathcal{AC}[[e]]$$

$$\mathcal{AC}[[\text{fetch}(e, N)]] = \text{fetch}(\mathcal{AC}[[e]], \mathcal{AC}[[N]])$$

$$\mathcal{AC}[[\{x_1, \dots, x_k\}]] = \{\mathcal{AC}[[x_1]], \dots, \mathcal{AC}[[x_k]]\}$$

$$\mathcal{AC}[[||e||]] = ||\mathcal{AC}[[e]]||$$

$$\mathcal{AC}[[e_1 \in e_2]] = \mathcal{AC}[[e_1]] \in \mathcal{AC}[[e_2]]$$

Notice that the translations for require declarations are empty; as mentioned in the previous section, this is because the declarations from the mapping module are output along with the translated Alewife specification.

9 Conclusion

In this technical report, we described two domain specific languages involved in the Aquarium kernel synthesis project. First, we presented a machine modeling language named Cassiopea that can be used to describe the semantics of many different processor ISAs at the assembly language level. Then, we presented a specification language named Alewife that allows stating abstract specifications for blocks of assembly code, such that these abstract specifications can be lowered to concrete specifications and used for synthesis and verification against Cassiopea machine descriptions.

We note that this is work in progress, and does not yet present a final or complete view of either the Aquarium system or the languages presented.

References

- [1] K. Rustan M. Leino and Greg Nelson. 2002. Data abstraction and information hiding. *ACM Trans. Program. Lang. Syst.* 24, 5 (2002), 491–553. <https://doi.org/10.1145/570886.570888>

Alewife –Cassiopea Block Translation

$$\mathcal{AC}[\text{let } x : \tau_{base} = e] = \text{let } x : \mathcal{AC}[\tau_{base}] = \mathcal{AC}[e]$$

$$\mathcal{AC}[\text{reg-modify} : \overline{x_{reg_i}}] = \text{reg-modify} : \overline{\mathcal{AC}[x_{reg_i}]}$$

$$\mathcal{AC}[\text{mem-modify} : \overline{(x_{mem_i}, e_i)}] = \text{mem-modify} : \overline{(\mathcal{AC}[x_{mem_i}], \mathcal{AC}[e_i])}$$

Alewife –Cassiopea Declaration Translation

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\text{require type } x_\tau] = \begin{cases} \epsilon & x_\tau \in \Delta \\ \perp & x_\tau \notin \Delta \end{cases}$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\text{require value } x : \tau_{base}] = \begin{cases} \epsilon & x \in \Gamma \\ \perp & x \notin \Gamma \end{cases}$$

$$\Delta, \Gamma, \Sigma \vdash \mathcal{AC}[\text{require func } x_{func} : \tau_{func}] = \begin{cases} \epsilon & x_{func} \in \Gamma \\ \perp & x_{func} \notin \Sigma \end{cases}$$

$$\mathcal{AC}[\text{provide type } x_\tau = \tau] = \text{type } x_\tau = \mathcal{AC}[\tau]$$

$$\mathcal{AC}[\text{provide value } x : \tau_{base} = e] = \text{let } x : \mathcal{AC}[\tau_{base}] = \mathcal{AC}[e]$$

$$\mathcal{AC}[\text{provide func } x_{func} : \overline{x_i : \tau_{base_i}} \rightarrow \tau_{base} = e] = \text{def } x_{func} \ x_i : \overline{\mathcal{AC}[\tau_{base_i}]} \rightarrow \mathcal{AC}[\tau_{base}] = \mathcal{AC}[e]$$

$$\mathcal{AC}[\text{region } x_{mem} : \tau_{mem}] = \text{letstate } x_{mem} : \mathcal{AC}[\tau_{mem}]$$

$$\mathcal{AC}[\text{region } x_{mem} : \tau_{mem} \text{ with } x_{label}] = \text{letstate } x_{mem} : \mathcal{AC}[\tau_{mem}] \text{ with } x_{label}$$